Systolic arrays are a recent innovation in chip architecture that accelerate matrix multiplications, making the most computationally expensive part of using and training LLMs significantly more efficient.
Decomposing Systolic Arrays
Systolic arrays are a recent innovation in chip architecture that accelerate matrix multiplications, making the most computationally expensive part of using and training LLMs significantly more efficient.